ABSTRACT Speed and power performances of Si-based stacked-nanowire gate-all-around (GAA) FETs and pragmatic ultra-thin-fin FETs at the 5nm CMOS technology node are projected, compared, and physically explained based on 3-D numerical simulations. The respective device domains are also used to compare integration densities based on 6T-SRAM layouts. Predicted comparable performances and densities, with considerations of the complexity/cost of GAAFET processing versus that of the FinFET with pragmatic simplifications, suggest that the FinFET is the better choice for the future.
I. INTRODUCTION
The pervasive presumption regarding the continued scaling of CMOS technology is that gate-all-around (GAA) FETs, with vertical or lateral nanowire channels/ultra-thin bodies (UTBs), will replace FinFETs as the primary device at or around the 7nm node [1]- [4] . In fact, the latest (2015) ITRS calls the GAA device the "ultimate structure" [1] . The more complex and costly processing of GAAFETs, clearly implied in [5] and [6] , could be prohibitive but has not been defined nor seriously assessed at this point in time. The purported superiority of the GAAFET is based solely on its better control of short-channel effects (SCEs) at gate lengths of 12-14nm and below, which suggests better performance. Indeed, for very low-voltage operation (V DD ∼ 0.6V), the achievement of a steep subthreshold slope (SS) with low DIBL can yield, with low off-state current (I off ), relatively high on-state current (I on ) and perhaps faster CMOS speed [7] .
The FinFETs generally assumed for comparisons with GAAFETs in support the noted presumption are tri-gate devices on bulk-Si substrates. The possible lack of I off and V t control in such FinFETs due to S-D punch-through and its (random) high-doping remedy [8] is typically ignored. In this paper, we use physical insights and 3-D numerical device simulations to argue that a pragmatically designed FinFET [7] , with relatively simple processing, is a viable alternative device at 5nm (as well as 7nm), which, in the processing-performance tradeoff, can obviate the stackednanowire GAAFET (as well as other GAA structures). Comparisons of speed, power, and integration density, based on Sentaurus [9] I-V and C-V simulations of the two Si-based devices, and considerations of the severe complexity and high cost of the GAAFET technology relative to that of the pragmatic FinFET underlie our argument. Indeed, our argument is commensurate with recent GAA works that suggest serious issues of high parasitic capacitance, low I on , excessive variability, and high series resistance [10] , [11] that would undermine performance and/or necessitate more complex processes such as co-optimization of junction formation and nanowire release [5] and an inner spacer technology to reduce parasitic capacitance [6] .
We note that this work presents a basic succinct benchmark, with simplifications in the simulations as well as in the extent of the benchmark, to provide clear insights into the results. Our FinFET-GAAFET comparison implies general conclusions that are not inconsistent with a more thorough comparison [12] , which may involve more uncertainty in the device structures and physical modeling. 
II. DEVICE DESIGNS/DOMAINS AT 5NM
We describe the design of a pragmatic FinFET (PFFET) at the 5nm node, giving physical insights to guide the design, and then define a counterpart GAAFET based on it and previous GAA-technology studies [2] , [3] . The PFFET [7] is designed as follows: *SOI structure (possibly on a bulk-Si wafer), which eliminates the noted S-D punch-through issue; *undoped fin UTB/channel, which eliminates randomdoping effects; *metal gate on classical SiON; no high-k dielectric, suggested by predominant bulk inversion in the on-as well as the off-states which undermines the high-k benefit [7] ; *G-S/D underlap, which can augment SCE control without much increase in series resistance [13] ; *no lattice strain, the viability of which is dubious at the 5nm node [14] .
The PFFET effects a good tradeoff between CMOS performance and process complexity for nanoscale gate lengths [7] . We assume a stacked-nanowire GAAFET with the same features noted above for the PFFET.
The device structures are illustrated in Figs. 1 and 2; their pertinent dimensions are given in Table 1 . We assume a gate length L g = 12nm for both devices at the 5nm node, consistent with the typical L g -vs.-gate pitch relation in advanced nanoscale CMOS technologies [1]- [3] . Without high k, we let the gate-oxide thickness be 1.0nm for both devices. We assume uniform doping (N SD ) in the S/D regions, and a lateral Gaussian doping profile [N SD (y)] in the spacer regions. The spacer length L sp = 4nm and the lateral straggle assumed for N SD (y) define the effective G-S/D underlap [13] , which we estimate yields a nominal effective channel length L eff ∼ = 16nm for weak-inversion conditions; it shrinks to about L g for strong-inversion conditions as the Debye length in the spacer diminishes, thereby enabling a beneficial tradeoff for series resistance (or I on ) versus SCE control (or I off ). (We note that L eff is roughly defined by the locations where N SD drops to 10 19 cm −3 , but this location varies with L eff [13] .) The bodies are not intentionally doped; a low doping density (N B ∼ 10 15 cm −3 ) exists due to the natural dopants in silicon.
The channel/UTB thickness (t Si ) is crucial. It must be thin enough to adequately suppress SCEs, but not so thin to cause prohibitive V t variations due to quantum carrier-confinement (QM) effects. For the PFFET, these criteria imply t Si ∼ L eff /2 > ∼4nm [7] . For the GAAFET, which we model as quadruple-gate (with a square UTB crosssection of side t Si ), first-order analysis of the 3-D Poisson equation in the UTB shows that t Si can be ∼1.4x thicker for the same SCE control [15] ; and an approximate 2-D extension of the 1-D QM analysis in [16] shows that t Si must be at least ∼1.3x thicker to avoid excessive V t variations. Note then that the latter QM-based requirement does not undermine the good SCE control in the GAAFET. Accordingly, we choose t Si = 6nm for both devices, meaning that the GAAFET will give better suppression of SCEs, and hence tend to higher I on at low V DD . Assuming a reasonable fin aspect ratio, we let the PFFET height be h Si = 24nm, and we presume the same height for the composite GAAFET stack, allowing two 6nm nanotubes as shown in Fig. 2 .
We use Sentaurus [9] for 3-D numerical simulations of the n-channel devices operating at V DD = 0.6V. We neglect the QM effects, which are small for the assumed t Si as noted above. (In fact, supplemental Sentaurus simulations of the two devices with QM effects validate this simplification.) Classical drift-diffusion transport using the Philips unified mobility model, surface scattering, and highfield velocity saturation is selected for the simulations, but velocity overshoot is accounted for by assuming an effective saturated drift velocity v sat(eff) = 3 × 10 7 cm/s [17] greater than v sat . Other device-related parameters are listed in Table 1 . 
III. INTEGRATION DENSITY COMPARISON
Using the device domains described in the previous section, we first compare integration densities of the PFFET and GAAFET technologies based on the 6T-SRAM cell. The fin pitch (FP) and contacted gate pitch (GP) are typically scaled by 0.70x and 0.78x for each technology node [18] , respectively, which gives 14nm for FP and 33nm for GP at the 5nm node based on FP (42nm) and GP (70nm) of the 14nm node. We use different numbers of fins per device for both technologies, denoting the pull-up, pass-gate, and pull-down transistor-width ratio as PU:PG:PD. The three typical designs of SRAM bitcells are high-density (HD), high-performance (HP), and low-voltage (LV), with assumed ratios of 1:1:1, 1:2:2, and 1:1:2, respectively [19] . A schematic of a 6T-SRAM bitcell is shown in Fig. 3 , along with the layout of the HD design. We find comparable PFFET and GAAFET cell areas for all designs. In fact, with the same h Si for the PFFETs and the GAAFETs in the HD SRAM cell, we find exactly equal cell areas (0.008µm 2 ).
IV. SIMULATION RESULTS -PERFORMANCE COMPARISON
We next compare the predicted drive currents (I on ) and intrinsic delays (CV/I) of the PFFET and GAAFET technologies, targeted at high-performance (HP) and low-operationpower (LOP) applications, and give physical insights on the results. The leakage currents (I off ) were set to 10nA and 0.1nA for HP and LOP, respectively, by tuning the metalgate work functions. (We define I off and I on as the actual currents in the PFFET and 2-tube GAAFET; normalizing by an effective device width is meaningless and misleading because of predominant bulk inversion in the undoped channels.)
FIGURE 2. 2-D cross-sections along y-z plane of (a) PFFET and (b) GAAFET (not to scale).
We list the simulated characteristics for the nominal L eff = 16nm HP nMOS devices in Table 2 (pMOS trends are similar). As expected, better suppression of SCEs in the GAAFET yields better DIBL and SS, yielding lower V t and higher I on for the same I off . However, due in part to higher series resistance in the GAA device structure [11] , the PFFET I on is nonetheless comparable to that of the GAAFET, and the G-S/D capacitance (C) is also comparable, even with a larger gate area, due to more GAA-structure parasitics; so CV/I of the PFFET and GAAFET are about the same. (We note further that the mentioned supplemental Sentaurus simulations predicted slightly larger QM effects for the GAAFET with more spatial confinement, thus rendering the PFFET performance better comparatively.) We also note that a rigorous analysis in [20] of respective SOI-device parasitic capacitances showed, at the 7nm node, that the GAAFET has slightly higher capacitance than the FinFET, thus solidifying our conclusion regarding comparable speeds. Finally, we note that additional simulations assuming high-k dielectrics (with EOT = 0.7nm) confirm our earlier comment about no high-k benefit at the ultimate nodes. For the HP GAAFET, I on only increases from 42.1µA to 46.6µA with high k, and CV/I also increases from 0.40ps to 0.43ps, still longer than that of the PFFET. A recent study noted an issue of current reduction in GAAFETs due to surface-roughness and remote-Coulomb scattering associated with high-k gate dielectric [10] . This issue further stresses the no high-k benefit. The same study also noted another issue of additional parasitic G-S/D capacitance due to the protruded gate between two vertically stacked tubes of the GAAFET [10] , which is not present in a comparable FinFET. This additional capacitance is not included in our GAAFET simulations (with uniform spacer thickness from top to bottom), suggesting that the PFFET would compare even more favorably than we have shown.
Since the lateral N SD (y) straggle, linked to technology and yield, defines the effective G-S/D underlap and L eff , we now check the impact of the straggle on performance. Figures 4 and 5 show the drive currents and intrinsic delays of PFFETs and GAAFETs versus L eff (via different straggles) for HP and LOP applications, respectively. For HP, comparable speeds are predicted as in Table 2 , and in fact the PFFET can be even faster for L eff > 16nm. Increasing the G-S/D underlap increases I on via improved SCEs until increased S-D resistance becomes predominant and lowers it; the optimal PFFET L eff is 15-16nm. Decreasing the GAAFET L eff improves its performance, but note that it cannot be much less than 15-16nm due to processing limitations needed to avoid random S/D dopants in the undoped UTB/channel. For LOP, the nominal (L eff = 16nm) PFFET I on is 14% lower than that of the GAAFET, and its CV/I is 14% longer. The superior SCEs of the GAAFET do yield a significant performance gain here, but note in Fig. 5 how a longer L eff and the improved SCEs it affords benefit both I on and CV/I of the PFFET, rendering it more competitive with the GAAFET. This insight regarding the PFFET with G-S/D underlap further confronts well the fact that the GAAFET, with better SCE control, tends to perform relatively better for shorter L g and lower V DD [11] . Perhaps a better factor for the intrinsic delay (speed) of these two advanced CMOS devices operating at low V DD is the "effective drive current" I eff [21] , in lieu of I on . We show in Figs. 6 and 7 predicted comparisons of I eff and I on versus L eff for the HP and LOP PFFETs and GAAFETs in Figs. 4 and 5. Both currents show similar trends for all cases, still suggesting longer L eff for the PFFET for more performance competitiveness.
V. CONCLUSION
This work has demonstrated comparable integration densities and speed-power performances for the pragmatic Si-based FinFET and GAAFET technologies at the 5nm CMOS node. Optimizing the lateral S/D-spacer doping straggle and the G-S/D underlap it defines was shown to benefit the PFFET in this comparison. The severe processing complexity and cost that can be inferred for the GAAFET relative to the PFFET, coupled with our comparable performance and density results, suggest that the PFFET is the better choice for future nanoscale CMOS, especially if monolithic 3-D integration is exploited, as expected [1] , to extend Moore's law after 2021. Furthermore, we note that the DG PFFET can, still with relatively easy processing, be designed with independent gates and bias offset to allow V t adjust [7] for SOC applications, as is being done with the FD-SOI MOSFET [22] .
